Technologies
Products
About D
2
S
News
Community
Videos
Join D
2
S
Contact Us
Menu
News
Technologies
Uniformity
The critical success factor
Mask Uniformity
Path to wafer uniformity
Wafer Uniformity
Achieving the best process window
GPU Acceleration
Practical full-reticle processing
Curvilinear
Better mask and wafer quality
Pixel Domain
Shape-agnostic computing
Products
PLDC
MPC for uniformity and linearity
TrueMask
®
ILT
Full-chip, Entirely Manufacturable™ ILT
TrueModel
®
Physical model for masks and wafers
CDP
GPU-accelerated design platform
About D
2
S
About D
2
S
Timeline of D
2
S Technology Highlights
Technologies
Uniformity
The critical success factor
Mask Uniformity
Path to wafer uniformity
Wafer Uniformity
Achieving the best process window
GPU Acceleration
Practical full-reticle processing
Curvilinear
Better mask and wafer quality
Pixel Domain
Shape-agnostic computing
Products
PLDC
MPC for uniformity and linearity
TrueMask
®
ILT
Full-chip, Entirely Manufacturable™ ILT
TrueModel
®
Physical model for masks and wafers
CDP
GPU-accelerated design platform
About D
2
S
About D
2
S
Timeline of D
2
S Technology Highlights
Information
News
Community
Videos
Join D
2
S
Contact Us
Menu
Page 21
Semiconductor Engineering: AI And High-NA EUV At 3/2/1nm
News • December 16, 2020
Experts at the Table (with Aki Fujimura of D
2
S) - Part 3
Read More
Semiconductor Digest: Outlook for 2021: Executive Viewpoints
News • December 15, 2020
Aki Fujimura, CEO of D
2
S: "Look Out for Curves Ahead in the Photomask Market"
Read More
Semiconductor Engineering: What’s Next in AI, Chips and Masks?
News • November 19, 2020
Experts at the Table (With Aki Fujimura, CEO of D
2
S) Part 2
Read More
Semiconductor Engineering: Challenges Linger for EUV
News • November 11, 2020
Experts at the Table (with Aki Fujimura of D
2
S) - Part 1
Read More
33rd International Microprocesses and Nanotechnology Conference (MNC 2020): Special talk by Leo Pang of D
2
S
News • October 29, 2020
Full Chip Curvilinear ILT with both Multi-Beam and VSB Mask Writers That Improves Wafer Process Windows by 2X (Special Talk)
Read More
Semiconductor Engineering: Mask Lithography Issues for Mature Nodes
News • October 22, 2020
Experts at the Table (with Aki Fujimura of D
2
S) - Part 1
Read More
Older Posts
Newer Posts